Abstract| This paper describes new techniques for implementing a low-cost video decoder that can decode an HDTV bitstream and display the signal at lower resolutions. Two key algorithms are discusssed: downconversion and low-resolution motion compensation. In the proposed scheme, incoming blocks are subject to a down-conversion process within the decoding loop, hence motion compensation is performed from the downconverted images. The lters used for down-conversion are based on the concept of frequency synthesis, and the lters used to perform the low-resolution motion compensation are determined by an optimal least squares solution. Using these algorithms, three di erent architectures that provide equal quality with varying system level complexity are presented; the rst is directly derived from the initial model of low-resolution decoder, another attempts to reduce the amount of compuation for the IDCT, while another addresses the concerns regarding the amount of interface with an existing decoder structure. All of the above systems are hierarchical with regard to the logic used for ltering and scalable in the amount of memory which is required to reconstruct each output layer. Our simulation results demonstrate that high quality video can be provided at lower-resolutions with signi cant memory savings.
D
IGITAL video broadcasting has had a major impact in both academic and industrial communities. A great deal of e ort has been spent to improve the coding e ciency at the transmission side and o er cost-e ective implementations in the overall end-to-end system. Along these lines, the notion of format conversion is becoming increasingly popular. On the transmission side, there are number of di erent formats which are likely candidates for digital video broadcast. These formats vary in horizontal, vertical, and temporal resolution. Similarly, on the receiving side, there are a variety of display devices which the receiver should account for. In this paper, we are interested in the speci c problem of how to receive an HDTV bitstream and display it at a lower spatial resolution.
In the conventional method of obtaining a lowresolution image sequence, the HD bitstream is fully decoded, then it is simply pre-ltered and sub-sampled 1]. The block diagram of this system is shown in Fig. 1(a) ;
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it will be referred to as a full-resolution decoder (FRD) with spatial down-conversion. Although the quality is very good, the cost is quite high due to the large memory requirements. As a result, low-resolution decoders (LRDs) have been proposed to reduce some of the costs 2] -7] . Although the quality of the picture will be compromised, signi cant reductions in the amount of memory can be realized; the block diagram for this system is shown in Fig. 1(b) . Here, incoming blocks are subject to down-conversion lters within the decoding loop. In this way, the down-converted blocks are stored into memory rather than the full-resolution blocks.
To achieve a high quality output with the lowresolution decoder, new algorithms have been developed to perform the down-conversion and the motion compensation (MC). These two processes are of major importance to the decoder as they have signi cant impact on the nal quality. Although a moderate amount of complexity within the decoding loop is added, the reductions in external memory are expected to provide signi cant cost savings. More importantly, we are able to integrate these additional components into the existing High Level decoder to provide a multitude of lower-resolution display formats at a lower cost. This integrated solution will be referred to as a 3-layer scalable decoder.
As stated above, the lters used to perform the downconversion are an integral part of the low-resolution decoder. In Fig. 1(b) , the down-conversion is shown to take place before the IDCT. Although the ltering is not required to take place in the DCT domain, we do assume that it takes place before the adder. In any case, it is usually more intuitive to derive a down-conversion lter in the frequency domain rather than in the spatial domain; this has been excersised in 2]-5]. The major drawback of these approaches, however, is that high frequency data is lost or not preserved very well. To overcome this, a method of down-conversion which better preserves high frequency data within the macroblock has been reported in 8], 9]; this method is refered to as frequency synthesis. For compeleteness, this work is brie y reviewed in the next section.
The main novelty of the proposed system is the ltering which is used to perform the motion compensation from low-resolution anchor frames. In the past, prediction drift has been di cult to avoid. It is partly due to the loss of high frequency data from the down-conversion Motion compensation is performed from a low-resolution reference using motion vectors which were derived from the full-resolution encoder. Motion compensation is a spatial domain process.
and partly due to the inability to recover the lost information. Although prediction drift can not be totally avoided in a low-resolution decoder, our ltering methods can signi cantly reduced the e ects of drift in contrast to simple interpolation methods. The solution is optimal in the least-squares sense and is dependent on the method of down-conversion which is used 10]. In its direct form, the solution can not be readily applied to a practical decoding scheme. In this paper, it is shown that a realizable implementation can be achieved and that the proposed scheme is not a mere guess based on intuition, but a scheme which is the resultant of the optimization procedure for low-resolution MC. To further reduce the complexity, a heirarchical scheme is realized. Not only does this save on computation, but it also allows us to o er a tradeo between memory savings and quality, hence the notion of a scalable decoder is further justi ed.
The rest of the paper is organized as follows. In section 2, the concept of frequency synthesis down-conversion is reviewed. In section 3, the optimal low-resolution MC scheme is formulated and the main results are presented. Section 4, provides and overview of the 3-layer scaleable decoder and describes how the key algorithms for downconversion and motion compensation are integrated into a scalable architecture. Finally, some simulation results are presented in section 5, and in section 6, the results and major contributions are summarized.
II. Frequency Synthesis Down-Conversion
The concept of frequency synthesis was rst reported in 8] and later expanded upon in 9]. The basic premise is to better preserve the frequency characteristics of a macroblock (MB) in comparison to simpler methods which extract or cut speci ed frequency components of an 8x8 block. To accomplish this, the four blocks of a MB are subject to a global transformation -this transformation is referred to as frequency synthesis. Essentially, a single frequency domain block can be realized using the information in the entire MB. From this, lower resolution blocks can be achieved by cutting out the loworder frequency components of the synthesized blockthis action represents the down-conversion process and is generally represented in the following way: A = XA; (1) tap lter applied to every frequency component to achieve vertical and horizontal down-conversion by a factor of 2, framebased ltering, (b) 16-tap lter applied to frequency components in the same row to achieve horizontal down-conversion by 2, picture structure is irrelevant, (c) illustrates that the amount of synthesized frequency components which are retained is arbitrary.
where A denotes the original DCT macroblock,Ã denotes the down-converted DCT block, and X is a matrix which contains the frequency synthesis coe cients. The original idea for frequency synthesis downconversion was to directly extract an 8x8 block from the 16x16 synthesized block in the DCT domain as shown in Fig. 2(a) . The advantage of doing this is that the down-converted DCT block is directly applicable to an 8x8 IDCT (for which fast algorithms exist). The major drawback with regard to computation is that each frequency component in the synthesized block is dependent on all of the frequency components in each of the 8x8 blocks, i.e., each synthesized frequency component is the result of a 256-tap lter. The major drawback with regard to quality is that interlaced video with eldbased predictions should not be subject to frame-based ltering 9]. If frame-based ltering is used, it becomes impossible to recover the appropriate eld-based data which is required to make eld-based predictions. In areas of large motion, sever blocking artifacts will result.
Obviously, the original approach would incur too much computation and quality degradation, so instead, the operations are performed separably and vertical downconversion is performed on a eld-basis. In Figs. 2(b), it is shown that a horizontal only down-conversion can be performed. To perform this operation, a 16-tap lter is ultimately required. In this way, only the relevant row information is applied as the input to the horizontal ltering operation and the structure of the incoming video has no bearing on the down-conversion process. The reason is that the data in each row of a MB belongs to the same eld, hence the format of the output block will be unchanged. It is noteworthy that the set of lter coecients are dependent on the particular output frequency index. For 1D ltering, this means that the lters used to compute the second output index, for example, are di erent than those used to compute the fth output index.
Similar to the horizontal down-conversion, vertical down-conversion can also be applied as a seperate process. As reasoned earlier, eld-based ltering is necessary for interlaced video with eld-based predictions. However, since a macroblock consists of 8 lines for the even eld and 8 lines for the odd eld, and the vertical block unit is 8, frequency synthesis cannot be applied. Frequency synthesis is a global transformation and is only applicable when one wishes to observe the frequency characteristics over a larger range of data than the basic unit. Therfore, to perform the vertical downconversion, we can simply cut the low order frequency components in the vertical direction. This loss that we accept in the vertical direction is justi ed by the ability to perform accurate low-resolution MC that is free from severe blocking artifacts.
In the above, we have explained how the original idea to extract an 8x8 DCT block is broken down into separable operations. However, since frequency synthesis provides an expression for every frequency component in the new 16x16 block, it makes sense to generalize the down-conversion process so that decimations which are multiples of 1/16 can be performed. In Fig. 2(d) , an mxn block is extracted. Although this type of downconversion ltering may not be appropriate before the IDCT operation and may not be appropriate for a bitstream containing eld-based predictions, it may be applicable elsewhere, e.g., as a spatial domain lter somewhere else in the system and/or for progressive material. To obtain a set of spatial domian lters, an appropriate transformation can be applied. In this way, (1) is expressed as:ã = xa; (2) where the lowercase counterparts denote spatial equivalents. The expression which transforms X to x is derived in appendix A.
III. Low-Resolution Motion Compensation
The focus of this section is to provide an expression for the optimal set of low-resolution MC lters given a set of down-conversion lters. The resulting lters are optimal in the least squares sense as they minimize the The objective is to minimize the MSE between the two outputs by choosing N 1 , N 2 , N 3 , and N 4 for a xed down-conversion.
mean square error between a reference block and a block obtained through low-resolution MC. The results which have been derived in 10] assume that a spatial domain lter, x, is applied to incoming macroblocks to achieve the down-conversion.
The scheme shown in Fig. 3(a) illustrates the process by which reference blocks are obtained. Basically, these lters represent the masking/averaging operations of the motion compensation in a matrix form. More on the composition of these lters can be found in appendix B. Once h is obtained, it is down-converted tõ h via the spatial lter, x: h = xh:
(3) The above block is considered to be the drift-free reference.
On the other hand, in the scheme of Fig. 3(b) , the blocks a, b, c, and d are rst subject to the downconversion lter, x, to yield the down-converted blocks, a,b,c, andd, respectively. Using these down-converted blocks as input to the low-resolution motion compensation process, the following expression can be assumed: 
is the Moore-Penrose Inverse for an mxn matrix with m n 12]. In the solution of (6), the superscript r is added to the lters, N l , due to their dependency on the full-resolution motion compensation lters. In using these lters to perform the low-resolution motion compensation, the mean-squared-error betweenh andĥ is minimized. It should be emphasized that eqn. (6) represents a generalized set of MC lters which are applicable to any x which operates on a single macroblock. For the special case of the 4x4 Cut, these lters are equivalent to the ones which were determined in 7] to minimize the drift.
In Fig. 4 , two equivalent MC schemes are shown. However, for implementation purposes, the optimal MC scheme is realized in a cascade form rather than a direct form. The reason is that the direct form lters are dependent on the matrices which perform full-resolution MC. Although, these matrices were very useful in analytically expressing the full-resolution MC process, they require a huge amount of storage due to their dependency on the prediction mode, motion vector, and pelaccuracy. Instead, the three linear processes in (6) are separated, so that an up-conversion, full-resolution MC, and down-conversion can be performed. Although one may be able to guess such a scheme, we have proven here that it is an optimal scheme provided the up-conversion lter is Moore-Penrose inverse of the down-conversion lter.
In 10], the optimal MC scheme which employs frequency synthesis has been compared to a non-optimal MC scheme which employs bilinear interpolation, and an optimal MC scheme which employs the 4x4 cut downconversion. Signi cant reductions in the amount of drift were realized by both optimal MC schemes over the method which used bilinear interpolation as the method of up-conversion. But more importantly, a 35% reduction in the amount of drift was realized by the optimal MC scheme using frequency synthesis over the optimal MC scheme using the 4x4 cut.
IV. 3-Layer Scalable Decoder
In this section, we show how the key algorithms for down-conversion and motion compensation are integrated into a 3-layer scalable decoder. The central concept of this decoder is that 3-layers of resolution can be decoded using a decreased amount of memory for the lower resolution layers. Also, regardless of which layer is being decoded, much of the logic can be shared. Three possible decoder con gurations are considered: Full-Memory Decoder (FMD), Half-Memory Decoder (HMD), and Quarter-Memory Decoder (QMD). three possible architectures are discussed that provide equal quality, but vary in system level complexity. The rst (ARCH1) is based on the low-resolution decoder modeled in Fig. 1(b) , the second (ARCH2) is very similar, but attempts to reduce the IDCT computation, while the third (ARCH3) is concerned with the amount of interface with an existing High Level decoder.
With regard to functionality, all of the architectures share similar characteristics. For one, an e cient implementation is achieved by arranging the logic in a hierarchical manner, i.e., employ seperable processing. In this way, the FMD con guration is the most simple and serves as the logic core from which other decoder con gurations are built on. In the HMD con guration, an additional horizontal down-conversion and up-conversion are performed. In the QMD con guration, all of the logic components from the HMD are utilized, such that an additional vertical down-conversion is performed after a horizontal down-conversion, and an additional vertical up-conversion is performed after a horizontal upconversion. In summary, the logic for the HMD is built on the logic for the FMD, and the logic for the QMD is built on the logic of the HMD. The total system contains a moderate increase in logic, but HD bitstreams may be decoded to a lower resolution with a smaller amount of external memory. By simply removing external memory, lower layers can be achieved at a reduced cost.
The complete block diagram of ARCH1 is shown in Fig. 5(a) . The diagram shown here assumes two things: i) the initial system model of a low-resolution decoder from Fig. 1 is assumed, and ii) the down-conversions in the incoming branch are performed after the IDCT to avoid any confusion regarding MB format conversions in the DCT domain. In looking at the resulting system, it is evident that full computation of the IDCT is required, and that two independent down-conversion operations must be performed. The latter is necessary so that lowresolution predictions are added to low-resolution residuals. Overall, the increase in logic for the added feature of memory savings is quite small. However, it is evident that ARCH1 is not the most cost-e ective implementation, but it represents the foundation of our assumptions, and allows us to better analyze the impact of the two modi ed architectures to follow. In Fig. 5(b) , the block diagram of ARCH2 is shown. In this system, the combined compuation for the IDCT and down-conversion is reduced by realizing that the IDCT operation is simply a linear lter by de nition. In the FMD, we know that a fast IDCT is applied separately to the rows and columns of an 8x8 block. For the HMD, our goal is to combine the horizontal down-conversion with the horizontal IDCT. In 1D, an the horizontal downconversion can be represented by an 8x16 matrix, and the horizontal IDCT can be represented by an 8x8 matrix. Combining these processes such that the downconversion operates on the incoming DCT rows rst, results in a combined 8x16 matrix. To complete the transformation, the remaining columns can then be applied to the fast IDCT. In the above description, compuational savings is achieved in two places: rst, the horizontal IDCT is fully absorbed into the down-conversion computation which must take place anyway, and second, the fast IDCT is utilized for a smaller amount of columns. In the case of the QMD, these same principles can be used to combine the vertical down-conversion with the vertical IDCT. In this case, one must be aware of the MB type ( eld-DCT or frame-DCT) so that an appropriate lter can be applied. In contrast to the previous two architectures, ARCH3 assumes that the entire front-end processing of the decoder is used; it is shown in Fig. 5(c) . In this way, the adder is always a full-resolution adder, whereas in ARCH1 and ARCH2, the adder needed to handle all 3-layers of resolution. The major bene t of ARCH3 is that it does not require much interface with the existing decoder structure. The memory is really the only place where a new interface needs to be de ned. Essentially, a down-conversion ltering may be applied before storing the data, and an up-conversion ltering may be applied as the data is needed for full-resolution MC.
V. Experimental Results
In this section, experimental results are provided to evaluate the performance of each decoder con guration: FMD, HMD, and QMD. Two 1920x1080i HDTV sequences, Whale and March, are encoded at 19Mbps. We note that there are no restrictions on the encoded bitstreams, i.e., all prediction modes and picture types are supported. The objective of this experiment is to provide a 960x540i image sequence. In this way, the FMD must perform a horizontal and vertical decimation by two after decoding, the HMD must perform a vertical decimation by two, and the QMD does not need any additional conversion. In Fig. 6 , the respective PSNRs for the Whale and March sequence are plotted. As expected, the FMD provides the highest quality output for both test sequences. This output serves as our reference as it is the best that can be done (in terms of quality) given the encoded bitstream. With the HMD, we note that a memory savings of 50% causes a small drop in PSNR. This drop is expected, however visually, there is no signi cant difference between the two sequences. Image sharpness is maintained at every frame and prediction drift is not observed. For the QMD, a moderate drop in PSNR is observed from the plots, however the picture quality is surely acceptable. For one, there is no prediction drift; our optimal MC scheme ensures that it is minimal. Second, the motion compensated predictions provide reasonable quality in in areas that one may expect a high loss, i.e., in eld-based predictions. This tells us that our down-conversion and up-conversion lters work well to reduce and restore the information that is being sent in the encoded bitstream.
VI. Concluding Remarks
In this paper, we have presented a number of integrated solutions for a scalable decoder. Each decoder is cabable of decoding directly to a lower resolution using a reduced amount of memory in comparison to the memory required by the High Level decoder. To achieve this savings in memory, our earlier work on down-conversion ltering is relied upon. This method of frequency synthesis has proven successful in better preserving the high frequency data within a macroblock. A second key technology that we have relied upon is the ltering which is used to perform optimal low-resolution MC. We have shown that a realizable implementation of this algorithm can be achiveved, such that the lters for optimal lowresolution MC are equivalent to an up-conversion, fullresolution MC, and down-conversion. In this scheme, the up-conversion lters are determined by a MoorsePenrose inverse of the down-conversion. The amount of logic required by these processes is kept minimal since they are realized in a hierarchical structure.
Since the down-conversion and up-conversion processes are linear, the architecture design is exible in that equal quality can be acheieved with varying levels of system complexity. The rst architecture that we examined came from the initial assumptions that were made on the low-resolution decoder, i.e., a downconversion is performed before the adder. It was noted that a full IDCT compuation was required and that a down-conversion must be performed in two places. As a result, a second architecture was presented to reduce the IDCT compuation, and a third was presented to minimize the amount of interface with the existing High Level decoder. The major point here is that the advantages of ARCH2 and ARCH3 cannot be realized by a single architecture. The reason is that to IDCT computation is reduced by performing a down-conversion in the incoming brach, therefore a down-conversion must be performed after the full-resolution MC as well. In any case, equal quality is o ered by each architecture and the quality is of commercial grade. 
The reference point for this value is the origin of the upper-left-most input macroblock. With this, the motion compensated prediction may be expressed as,
